

The I²C-bus specification

Table 5 Characteristics of the SDA and SCL bus lines for F/S-mode I²C-bus devices⁽¹⁾

PARAMETER	SYMBOL	STANDARD-MODE		FAST-MODE		UNIT
		MIN.	MAX.	MIN.	MAX.	
SCL clock frequency	f_{SCL}	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	$t_{\text{HD;STA}}$	4.0	–	0.6	–	μs
LOW period of the SCL clock	t_{LOW}	4.7	–	1.3	–	μs
HIGH period of the SCL clock	t_{HIGH}	4.0	–	0.6	–	μs
Set-up time for a repeated START condition	$t_{\text{SU;STA}}$	4.7	–	0.6	–	μs
Data hold time: for CBUS compatible masters (see NOTE, Section 10.1.3) for I ² C-bus devices	$t_{\text{HD;DAT}}$	5.0 0 ⁽²⁾	– 3.45 ⁽³⁾	– 0 ⁽²⁾	– 0.9 ⁽³⁾	μs μs
Data set-up time	$t_{\text{SU;DAT}}$	250	–	100 ⁽⁴⁾	–	ns
Rise time of both SDA and SCL signals	t_{r}	–	1000	$20 + 0.1C_{\text{b}}^{(5)}$	300	ns
Fall time of both SDA and SCL signals	t_{f}	–	300	$20 + 0.1C_{\text{b}}^{(5)}$	300	ns
Set-up time for STOP condition	$t_{\text{SU;STO}}$	4.0	–	0.6	–	μs
Bus free time between a STOP and START condition	t_{BUF}	4.7	–	1.3	–	μs
Capacitive load for each bus line	C_{b}	–	400	–	400	pF
Noise margin at the LOW level for each connected device (including hysteresis)	V_{nL}	$0.1V_{\text{DD}}$	–	$0.1V_{\text{DD}}$	–	V
Noise margin at the HIGH level for each connected device (including hysteresis)	V_{nH}	$0.2V_{\text{DD}}$	–	$0.2V_{\text{DD}}$	–	V

Notes

1. All values referred to V_{IHmin} and V_{ILmax} levels (see Table 4).
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V_{IHmin} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
3. The maximum $t_{\text{HD;DAT}}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCL signal.
4. A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{\text{SU;DAT}} \geq 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{\text{rmax}} + t_{\text{SU;DAT}} = 1000 + 250 = 1250$ ns (according to the Standard-mode I²C-bus specification) before the SCL line is released.
5. C_{b} = total capacitance of one bus line in pF. If mixed with Hs-mode devices, faster fall-times according to Table 6 are allowed.

n/a = not applicable

The I²C-bus specification




Fig.31 Definition of timing for F/S-mode devices on the I²C-bus.

600ns

The MSM violates this spec: Minimum clock low period. This only happens after the start condition. The work around was to not look for a 0/0 after the 1/1,0/1 (SDA/SCL) of the start, and just skip past into the first clock to sample the data line. Could result in an added address bit if too little delay (Interpreting SCL high condition at the end of the start condition as a clock) or a missed address bit if too much delay (Missing the first clock altogether, interpreting the second clock as the first). 600ns would even be a violation in "Fast" mode (400kbps).