

7544 Group

List of Registers


1. Abstract

The following article describes the control registers of the 7544 Group.

2. Introduction

The explanation of this issue is applied to the following condition:
 Applicable MCU: 7544 Group

3. Structure of Register



- *1
- Blank : Set "1" or "0" to this bit as usage.
 - 0 : If writing to this bit, write "0".
 - 1 : If writing to this bit, write "1".
 - x : This bit is not used in the specific mode or state.
 - : Nothing is arranged for this bit.
- *2
- 0 : "0" at reset release
 - 1 : "1" at reset release
 - Undefined : Undefined at reset release
- *3
- RW : Read enabled. Write enabled.
 - RO : Read enabled. This value depends on each bit at writing.
 - WO : Write enabled. Undefined at reading.
 - : Undefined at reading. This value depends on each bit at writing.

4. List of Registers




Fig. 4.1 Structure of Port Pi register (i = 0 to 3)




Fig. 4.2 Structure of Port Pi direction register (i = 0 to 3)




Fig. 4.3 Structure of Pull-up control register






Fig. 4.4 Structure of Port P1P3 control register

Transmit buffer register



Note: This register is assigned to the same address as the receive buffer register. This register cannot be read.

Receive buffer register



Note: This register is assigned to the same address as the transmit buffer register. This register cannot be written to.

Fig. 4.5 Structure of Transmit buffer register/Receive buffer register




Fig. 4.6 Structure of Serial I/O status register




Fig. 4.7 Structure of Serial I/O control register




Fig. 4.8 Structure of UART control register




Fig. 4.9 Structure of Baud rate generator




Fig. 4.10 Structure of Timer A mode register

Table 4.1 CNTR1 active edge switch bit function

Timer A operation mode	Set value	Timer function selection	CNTR1 interrupt request occurrence source
Timer mode	"0"	—	CNTR1 input signal falling edge (No influence to timer count)
	"1"	—	CNTR1 input signal rising edge (No influence to timer count)
Period measurement mode	"0"	Measure falling edge period	Input signal falling edge
	"1"	Measure rising edge period	Input signal rising edge
Event counter mode	"0"	Count at rising edge	Input signal falling edge
	"1"	Count at falling edge	Input signal rising edge
Pulse width HL continuously measurement mode	"0"	Measure "H" pulse width and "L" pulse width	Input signal falling edge and rising edge
	"1"		




Fig. 4.11 Structure of Timer A high-order register, Timer A low-order register




Fig. 4.12 Structure of Prescaler 1




Fig. 4.13 Structure of Timer 1 register




Fig. 4.14 Structure of Timer X mode register

Table 4.2 CNTR₀ active edge switch bit function

Timer X operation mode	Set value	Timer function selection	CNTR ₀ interrupt request occurrence source
Timer mode	"0"	—	CNTR ₀ input signal falling edge (No influence to timer count)
	"1"	—	CNTR ₀ input signal rising edge (No influence to timer count)
Pulse output mode	"0"	Pulse output start from "H"	Output signal falling edge
	"1"	Pulse output start from "L"	Output signal rising edge
Event counter mode	"0"	Count at rising edge	Input signal falling edge
	"1"	Count at falling edge	Input signal rising edge
Pulse width measurement mode	"0"	Measure "H" pulse width	Input signal falling edge
	"1"	Measure "L" pulse width	Input signal rising edge




Fig. 4.12 Structure of Prescaler X




Fig. 4.13 Structure of Timer X register




Fig. 4.17 Structure of Timer count source set register 1




Fig. 4.18 Structure of Timer count source set register 2




Fig. 4.19 Structure of A/D control register




Fig. 4.20 Structure of A/D register




Fig. 4.21 Structure of MISRG




Fig. 4.22 Structure of Watchdog timer control register




Fig. 4.23 Structure of Interrupt edge selection register




Fig. 4.24 Structure of CPU mode register




Fig. 4.25 Structure of Interrupt request register 1




Fig. 4.26 Structure of Interrupt request register 2




Fig. 4.27 Structure of Interrupt control register 1




Fig. 4.28 Structure of Interrupt request register 2

5. Reference

Renesas Technology Corporation Semiconductor Home Page
<http://www.renesas.com>

E-mail Support
E-mail:support_apl@renesas.com

Data Sheet
7544 Group Data sheet

(Use the latest version on the home page: <http://www.renesas.com>)

Revision Record

Rev.	Date	Description	
		Page	Summary
1.00	Oct.20.04	—	First edition issued

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.